The VDCL laboratory, established in August 2004, envisages to carry out research in low power design and CAD. The researchers focus on preparing the next generation EDA tool to produce nanometer VLSI circuits considering physical phenomena, such as cross-talk, power supply noise, and interconnect delays, while reducing both static and dynamic power.